Conventional technology mapping algorithms for SRAM-based Field Programmable Gate Arrays (FPGAs) are normally carried out on a fixed logic decomposition of a circuit. The impact of logic decomposition on delay and area of the technology mapping solutions is not well understood. In this paper, we present an algorithm named SLDMap that performs delay-minimized technology mapping on a large set of decompositions and simultaneously controls the mapping area under delay constraints. Our study leads to two conclusions: (1) For depth minimization, the best algorithms in conventional flow (dmig + CutMap) produce satisfactory results with a short runtime, even with a fixed decomposition; (2) When all the structural decompositions of the 6-bounded Boolean network are explored, SLDMap consistently outperforms the state-of-the-art separate flow (dmig + CutMap) by 12% in depth and 10% in area on average; it also consistently outperforms the state-of-the-art combined approach dogma by 8% in depth and 6% in area on average.
Introduction
Field Programmable Gate Arrays (FPGAs) have become more and more popular in recent years because of their short time-to-market, field programmability, ease of use, and low cost in small-to medium-volume production. A typical type of FPGA is based on a K-input lookup-table (LUT) kind of cell, which can implement arbitrary K-input functions. Technology mapping is an essential step in FPGA synthesis, and there have been very extensive studies on the problem. However, in most conventional approaches, mapping is applied on a fixed logical decomposition of the circuit.
The conventional flow for FPGA mapping consists of three phases. During the first phase, technology-independent optimizations are applied on the initial circuit. Both Boolean and algebraic methods are used, such as: kernel/cube extraction, node substitution, don't care-based optimizations, etc. Then, during the logic decomposition phase, large gates are decomposed into K-bounded gates (gates with less than K inputs). After that, technology mapping is applied on the K-bounded network. The drawback for the separate approach is that during the technology-independent optimization and decomposition stage, we have great freedom to go from one solution to another, but a fast and accurate estimation of the final mapping result is not available. During the technology mapping stage, we are able to perform depth-optimal mapping, but the solution space is greatly confined because we are committed to a fixed circuit structure as the starting point for mapping. Since the delay-optimal decomposition for mapping is NP-hard [1] , it is unclear how far away we are from the optimal solution when logic decomposition and technology mapping are performed simultaneously. The goal of this research is to combine logic decomposition and technology mapping for LUTbased FPGA designs, with delay minimization as the primary objective.
The delay of a LUT network can be roughly measured by the depth of a network. We first review the existing algorithms on FPGA mapping for delay optimizations. Chortle-d [2] , MIS-pgad [3] and DAGMap [4] are early attempts to minimize circuit delays. Chortled decomposes the network into fanout-free trees, maps each tree optimally using dynamic programming and bin-packing techniques, then combines the solutions for each tree. It results in sub-optimal depth and uses a larger area. MIS-pgad makes use of dynamic resynthesis techniques and layout information during mapping, but overall it produces larger depth than Chortle-d. The dmig [4] (decompose-multi-input-gate) algorithm transforms an arbitrary simple-gate network into a two-input network, and guarantees that the transformed network has the smallest possible depth. DAGMap first applies the dmig algorithm to generate a depth-optimal 2-bounded network, then it generates the mapping solution on the general network directly using the Lawler labeling, and finally gate decomposition and predecessor packing are used to minimize the area as post-processing. DAGMap produces both better delay and area result than Chortle-d and MIS-pgad, but it is depth-optimal only for trees. FlowMap [5] is the first depth-optimal polynomial time algorithm for general K-bounded Boolean networks. It uses flow computation to label each node with its minimum possible depth. Compared to DAGMap, FlowMap achieves a small delay reduction but a sizeable area reduction. Afterwards, FlowMap-r [6] is able to trade the depths of nodes on non-critical paths or even the depth of the entire network for a smaller area. CutMap [7] performs simultaneous delay and area minimization. It is able to outperform FlowMap in area by 15% while maintaining the optimal depth. CutMap is used in this work for comparison. The general FPGA mapping problem for area minimization is NP-hard [8] . A more extensive survey of LUT-based technology mapping is available in [9] .
Previous studies on simultaneous decomposition and mapping went back to Chortle-d, which guarantees depth-optimal technology mapping for simple-gate tree networks. Afterwards, dogma [1] studied structural gate decomposition for depth-optimal technology mapping of general networks. Although the problem of delayoptimal structural decomposition is NP-hard, the work shows that Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. structural decomposition will result in better final implementation in terms of both delay and area over previous separate decomposition methods (tech_decomp, dmig followed by FlowMap or Chortle-d).
In parallel, Lehman et al. developed a novel method [10] [11] of performing logic decomposition during technology mapping for library-based designs. They showed that there is a lot of room in delay reduction for library-based mapping if decomposition and mapping are combined in one step. Recently, [12] shows that areadelay trade-offs can also be obtained using the combined approach.
For FPGA mapping, logic decompositions could significantly affect the final mapping depth and area. For example, given a 5-bounded Boolean network in Figure 1 (a), assume that the 3-LUT is used for the mapping. A mapping solution is a network of LUTs. The mapping depth is defined to be the number of levels of the LUT network, and the mapping area is defined to be the number of LUTs in the network. The conventional state-of-the-art gate decomposition algorithm (dmig) will generate a 2-bounded network of four levels, as shown in Figure 1 (b). The best result we can obtain from dmig decomposition is depth 3 and area 5. However, a mapping solution of depth 2 and area 3 can be obtained from the gate decomposition of Figure 1 (c).
The objective of this research is to evaluate the impact of the logic decomposition on both delay and area of the final mapping solutions. We perform logical decomposition and technology mapping simultaneously and explore the entire solution space of all structural decompositions for a W-bounded Boolean network. Compared with the conventional approach (dmig + CutMap), our approach reduces the LUT network depth by up to 40% (12% on average) and reduces the number of LUTs by up to 57% (10% on average). 
Problem Formulation and Preliminaries 2.1 Definitions
Gate decomposition methods include structural, algebraic, Boolean and functional approaches. Simple gates consist of AND, OR, XOR gates or their inversions, and a simple-gate network is a network consisting of simple gates only. Structural gate decompositions can only be applied to simple gates. The tech_decomp algorithm in SIS [13] , the dmig algorithm, and the Chortle mapping algorithm family all carry out structural gate decomposition. The dogma algorithm performs structural decomposition and technology mapping simultaneously and gets better mapping solutions than dmig in both delay and area. In algebraic decomposition approaches, networks are usually partially collapsed, and gates are represented in the sumof-product (SOP) form. Common logic sub-functions are then extracted with algebraic divisions. In Boolean decomposition approaches, logic gates are decomposed via functional operations. Shannon expansion, if-then-else (ITE) decomposition, and AND-OR decomposition are very common Boolean decomposition operations. In functional decomposition approaches, networks are completely collapsed whenever possible for the outputs to be directly represented as functions of the network inputs. The output functions are then decomposed into composed K-input subfunctions for implementation using K-LUTs. Optional LUT mapping steps may follow to improve the synthesis results. In general, algebraic and Boolean approaches are more effective for both area and delay minimization while structural approaches are usually faster.
The problem we are going to solve in this work is structural gate decomposition in a W-bounded network for K-LUT mapping (W-SGD/K): given a simple-gate W-bounded network N W , decompose N W into a 2-bounded network N 2 such that for any other
Complexity Results
We would like to briefly review some existing complexity results on structural decomposition for FPGA mapping in [1] .
Theorem 1 [1]
Given a W-bounded network N, if only structural gate decomposition is allowed, the minimum mapping depth for all integrated mapping approaches equals the minimum mapping depth for all separate mapping approaches (i.e., generate a fixed decomposition followed by technology mapping).
Theorem 2 [1]
The W-SGD/K problem is NP-hard for W = K ≥ 5.
Proof: If W-SGD/K is not NP-hard for W > K ≥ 5, then any W bounded simple-gate network can be decomposed into a speedoptimal 2-bounded network in polynomial time when W > K ≥ 5. For any K bounded network, it is also W bounded (when W > K ≥ 5), so it can also be decomposed into a speed-optimal 2-bounded network in polynomial time. This implies W-SGD/K is not NP-hard for W = K ≥ 5, which is contradictory to Theorem 2.
Description of SLDMap

Review of [11]
In [11] , Lehman et al. propose an algorithm that performs logic decomposition and technology mapping simultaneously for librarybased designs. The mapping procedure effectively explores all decompositions encoded in a mapping graph and generates a delay optimal tree implementation. One problem with this algorithm is that area is uncontrolled and sometimes becomes unnecessarily large. Here are some preliminaries from their work. (Figure 3 ). The associative transformation is based on the associative law: (xy)z = x(yz). The distributive transformation is based on the distributive law: (xy + xz)' = (x(y + z))'. The inverter transformation adds or removes two consecutive inverters between two consecutive nodes in a mapping graph. Let replacement transformation model the effect of the reduction operation on a mapping graph, which joins two or more logically equivalent mapping graphs into one. For a single AND2/INV decomposition α of network N, if associative, inverter, and replacement transformations are exhaustively applied on α, the resulting mapping graph is denoted as Λ N .
Theorem 3 [11]
Every AND2/INV decomposition of a Boolean network N is contained in Λ N . 
Overview of SLDMap
This work extends the basic framework of [11] from library-based mapping to FPGA mapping, but it also successfully integrates into the framework the labeling technique and cut enumeration technique which have proven successful in FPGA mapping. The results in [11] show that a remarkable delay reduction in library cell mapping can be obtained if logic decomposition and technology mapping stages are combined. Therefore, in this work we want to evaluate such an impact on FPGA mapping. The problem itself is very difficult for FPGAs, since the depth-optimal logic decomposition should be identified with accurate area estimations at the same time for simultaneous area minimization. Both the W-SGD/K [1] and area minimization LUT mapping [8] problems are NP-hard. The following is the outline of our approach:
(1) An arbitrary initial decomposition is obtained by using either tech_decomp, dmig or dogma.
(2) A new W-bounded network is generated by collapsing consecutive AND gates into larger W-bounded AND gates. The mapping graph is then constructed based on the new Wbounded network to encode all possible decompositions for each gate. 
Mapping Graph Construction
The construction of a mapping graph consists of two phases.
First, a given decomposition is mapped into an AND2/INV network. This is simply done by using the "map" command in SIS [13] to map the decomposition into a library consisting of AND2 and inverter only. This is a preprocessing step, and its optimality is not important. Then consecutive AND2s are collapsed into bigger Wbounded AND gates.
Second, all nodes are processed one by one in topological order. If a node is a PI or Inverter, a corresponding ugate will be created; if it is an AND, all possible structural decompositions of the AND gate will be enumerated and connected to a choice node. One example of a mapping graph is given in Figure 4 , where all possible decompositions of f = (xy)z = (xz)y = (yz)x are succinctly represented. For a W-input AND gate, the number of different decompositions is [11] , and the number of ugates introduced is 2 W -W-1 [12] . Note that the binary decision diagram (BDD) is used during the mapping graph construction to identify functionally equivalent nodes for graph reduction. However, when W is not too large, both numbers can be regarded as constants. For example, when W = 6, the number of different decompositions is 945, and the number of ugates introduced is 57 for one 6-input AND gate. So both the complexity of the mapping graph construction algorithm and the increase in the mapping graph size are linear (bounded by a large constant).
Mapping for Depth Minimization
Before the detailed description of our mapping algorithm, we first take a look at the complexity of the problem itself. During the phase of mapping graph construction, all neighboring AND2s are collapsed into W-bounded AND gates, then all the structural decomposition of theses AND gates are enumerated in the mapping graph. If we could obtain the delay-optimal decomposition in the mapping graph, then we actually could solve the W-SGD/K problem. As we know in Corollary 2.1, W-SGD/K is NP-hard for W ≥ K ≥ 5, so the mapping graph mapping problem is NP-hard for W ≥ K ≥ 5.
Corollary 2.2
For a mapping graph constructed from a W-bounded network N containing every structural decomposition of N, depth-optimal mapping is NP-hard for LUT-based FPGA mapping when W ≥ K ≥ 5.
Our delay minimization technology mapping SLDMap is applied directly on the mapping graph without dividing the graph into trees. SLDMap combines the labeling technique in DAGMap and the cut enumeration technique in Preator [14] .
First, all the nodes are sorted in pseudo topological order starting from PI nodes, i.e., orders increase from primary inputs to primary outputs, and the same order is assigned to all ugates in a cycle. Mathematically, if there exists a directed path from ugate u 1 
Second, each ugate u with PI fanin is labeled h(u) = 0, and the cutset of u is u itself (cut-set(u) = {u}).
For large circuits that need to be partitioned, pseudo PIs and POs should be created across the cutline, and each pseudo PI should be labeled with the label of the pseudo PO it is connected to.
Third, each ugate u is labeled with its minimum depth h(u) in pseudo topological order, and all K-feasible cuts of height h(u) are recorded in u. Each branch of fanin to a ugate u represents one possible implementation, and the minimum label of all branches should be used to label h(u). If a branch v is a PI node, then label(v) is 0. If a branch v is an AND2, let u 1 and u 2 be the two ugates supplying inputs to the AND2 gate v, and p be max (h(u 1 ), h(u 2 ) ). All recorded cut-sets of u 1 and u 2 are combined to form new cut-sets. Of all the new cut-sets generated, if there exists K-feasible cuts of height p, the label(v) is p and all such K-feasible cuts are temporarily stored at AND2 gate v; otherwise label(v) is p + 1 and {u 1 , u 2 } are stored. After all the branches are labeled, the minimum label of them (min v∈fanin(u) label(v)) is selected for h(u), and all Kfeasible cuts of h(u) are kept at u. For ugates in a cycle, the labeling process needs to be repeated within the cycle until the label of each ugate remains unchanged. In our experiment, the labels always become stable in less than five iterations. Figure 5 is a portion of the mapping graph that encodes both the dmig decomposition in Figure 1 (b) and the optimal decomposition in Figure 1 (c). Assume K is 3 for the LUT mapping. The pair (1, {b,c}) for ugate u 1 means u 1 's minimum depth h(u) is 1, its cut-set is {b, c}. Ugate u 9 has two branches that both generate a depth of 2, so both cut-sets {u 1 Figure 5 . Labeling of ugates in the mapping graph of network in Figure 1 branches which both generate a depth of 2, so both cut-sets {u 6 , u 8 } and {u 3 , u 4 , u 5 } are kept. When cut-sets at u 9 and u 10 are combined, the only 3-feasible cut-set of height 2 is {a, u 6 , u 8 }, so ugate u 11 's depth is labeled 2.
Theorem 4
The mapping graph LUT mapping algorithm is at least as good as performing DAGMap on all the structural decompositions of the original W-bounded network.
Proof: Please refer to [15] .
In practice, the procedure is not very time-consuming since most combinations of cut-sets of u 1 and u 2 result in K-infeasible cut-sets and hence cannot be further propagated. Also, if u is assigned to a depth of max(h(u 1 ), h(u 2 )) + 1, the only cut-set kept is {u 1 , u 2 }. In our final implementation, we decided to keep only one cut-set with minimum cut-size among all K-feasible cut-sets for each ugate. Experimental results show that there are no observable differences in depth between this heuristic and the optimal DAGMap mapping for the mapping graph. When only one cut is kept for each ugate, the mapping algorithm's complexity is linear to the size of the mapping graph.
Area Relaxation
A reverse pass through the mapping graph can be performed by working backward recursively from each primary output and fixing the decomposition in the depth minimization mapping stage. The drawback for this simple approach is that the fastest solutions on all paths instead of critical paths are kept. This naturally consumes a bigger area than necessary. Off the critical paths, solutions just fast enough and with the smallest possible area consumption should be preferred.
To obtain the optimal solution, both delay and area should be stored at each cut of a ugate. For standard cell mapping, only the Pareto points need to be stored to get the optimal solution [12] . But for FPGA mapping, this is not the case. In our approach, the first five smallest solutions with the same depth are kept for each ugate, and propagated from PIs to POs. Then from each PO ugate, the solution with fast enough speed and smallest possible area is selected, and a reverse pass is performed to select the best decomposition for the entire network encoded in the mapping graph.
In our implementation, in order to avoid further complications induced by cycles in the mapping graph for area estimation, graph mapping is performed multiple times. Whenever cycles are detected, heuristics are used to remove them. All ugates with the minimum label in a cycle are selected, and their branches of fanin AND2s with both input ugates in the same cycle are removed. The procedure is repeated until no cycles exist in the mapping graph.
During the area control phase, there are three steps: label relaxation, forward pass and backward pass.
Label relaxation adds required arrival time (RAT) to each ugate in the mapping graph. The depth of the entire network is assigned to each PO ugate's RAT, and propagated backward to all internal ugates in the reverse topological order.
The forward pass generates all the delay/area pairs and propagates from PIs to POs. At each ugate u, only cuts with a height smaller than or equal to RAT(u) are kept. For cuts of the same depth, the first five cuts with the minimum area are kept. For area estimation, several heuristics have been tested:
The experiments show that the simplest estimation (1) gives the best mapping area in the shortest amount of time.
In the backward phase, we select the delay/area pairs with minimum area and fast enough speed from each PO and propagate all the way back to PIs. The best decomposition is selected on the fly during this phase. The resulting decomposition is an AND/INV 2-bounded network, on which the state-of-the-art mapping algorithm CutMap is applied to generate the final mapping solutions.
Experimental Results
The UCLA RASP package [16] and CUDD package [17] are used for the experiments. As a pre-processing step, script.rugged is performed on all original MCNC circuits for both area and delay minimization, and tech_decomp -a 1000 -o 1000 is used to generate a simple-gate network. Then, dmig, dogma, and SLDMap are applied on the simple-gate networks for comparison. K (maximum number of inputs to a LUT) is set to 5, and W can be chosen from 2 to 9. W cannot be larger than 10, since for a W-input AND, the number of different decompositions is
, and the number of ugates introduced is 2
A comparison is made with the conventional separate approach (dmig + DAGMap/CutMap), and a combined approach (dogma [1] + DAGMap/CutMap). CutMap [7] is used instead of FlowMap because it produces the same optimal mapping depth while using fewer LUTs in general. The Greedy_Pack algorithm is applied on all the mapping solutions as a post-processing step to further minimize area. 7  114  7  111  6  122  6  127  x1  3  117  3  117  3  115  3  116  C 432  10  105  10  113  10  105  10  105  alu4  8  205  8  215  8  205  8  245  rot  7  255  7  258  6  282  6  305  i 2  4  7 9  4  7 9  4  7 9  4  7 9  C 880  8  100  8  101  8  100  8  128  C 2670  9  230  9  248  8  272  8  285  dalu  5  291  5  298  5  305  5  319  C 3540  10  527  10  534  10  534  10  534  too_large  5  159  5  159  5  164  5  163  t481  6  160  6  153  5  163  6  160  k2  6  435  6  450  6  435  6  435  C 7552  7  506  7  523  7  506  7  506  des  5  919  5  926  5  919  5 Table 2 shows that SLDMap outperforms dmig by 12% in delay, 10% in area and dogma by 8% in delay, 6% in area when the stateof-the-art FPGA mapping algorithm CutMap is performed. The result verifies that the combined approach is better in terms of both delay and area than the separate approach. However, the improvement is not that dramatic, which indicates that the conventional flow is quite close to the optimal result that could possibly be obtained. This mainly comes from two factors: (1) The level of the 2-bounded network is closely related to the level of the mapped network; (2) CutMap (an enhancement of FlowMap) is capable of generating both optimal depth and small area simultaneously.
Improvement Over Existing Approaches
Impact of W on Mapping Results
When W increases, delay of the final mapping solutions gets better, but area also increases slightly as shown in Table 4 shows some statistics of the mapping graph and SLDMAP algorithm. The five columns show the value of W, the number of nodes in the W-bounded network, the number of ugates and cycles in the mapping graph, and the total runtime of SLDMap algorithm (in seconds on a Sun Ultra-60 360MHz workstation) respectively. 
Statistics and Runtime
Scalability
Also, we notice that SLDMap is more scalable than the commonly used optimization script script.rugged. For most big circuits, script.rugged fails, so script.algebraic is used instead. When our algorithm is performed on networks optimized by algebraic scripts, an area reduction of 8% over dmig can be achieved as shown in Table 5 . In general, the new approach is more scalable than script.rugged but may not be as scalable as script.algebraic. 
Conclusions and On-going Work
SLDMap performs delay-minimized technology mapping on a large set of decompositions and simultaneously controls mapping area under the delay constraints. This work shows that the best algorithms in conventional flow (dmig + CutMap) produce satisfactory depth result even with a fixed decomposition. When structural decomposition and technology mapping are taken into consideration simultaneously, SLDMap outperforms the state-ofthe-art separate flow (dmig + CutMap) by 12% in depth and 10% in area on average.
Since BDD is used during the mapping graph construction phase to reduce the mapping graph, SLDMap currently cannot handle some BDD-hard circuits, e.g. C6288 (multiplier). The proposed solution for this problem is to build local BDDs for each gate that needs to be decomposed, instead of building a global BDD for the entire network. Although some global functional equivalence and sharing information will be lost, it will enable us to handle BDD-hard circuits and other large circuits.
For big circuits with more than 100K gates, an effective partitioning algorithm shall be developed to divide the problem into smaller sizes.
Another direction to explore is how to better handle networks with W bigger than 10. We may enumerate a large set of promising decompositions to limit the mapping graph size and control the construction time. Even for W less than 10, we can still keep only promising decompositions and explore the smaller solution space in a more thorough way or in a shorter amount of time.
We will also investigate the impact of this combined approach after placement and routing on real devices.
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